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The output characteristics of resonant tunneling transistors with a charge filled 
bound state quantum well base obtained by a self-consistent solution of Poisson’s 
and Schriidinger’s equations show the effect of coupling between the input and 
output ports of the device and the effect on the current-voltage characteristics. 
Using a self-aligned process transistors were fabricated which showed a current 
gain of 3 and transconductances of 30 mS. The output characteristics do not 
saturate and this is in qualitative agreement with theoretical predictions. The 
charge and potential distributions obtained from the self-consistent calculations 
are used in a quasi-static analysis of the small signal parameters for a hybrid-r 
model, and the high-frequency performance of the transistor is analyzed. 
1. Introduction 
Three terminal devices making use of resonant 
tunneling’ have generated considerable interest 
because of their potential applications in high- 
frequency/speed applications2s and novel logic 
circuits’. The current transport in all of these devices 
is controlled by the resonant tunneling phenomenons. 
There are basically two approaches to the realization 
of these devices. The first approach involves the use 
of a traditional double barrier quantum well (DBQW) 
structure in one of the terminals of a field effect 
transistor6 or bipolar junction transistors or even a 
hot electron transistor’. The other approach consists 
of directly contacting the thin quantum well base 
region. Although this problem appears simple at 
first, it presents formidable technological challenges 
which partly explains the limited number of results 
obtained so far. It is also very difficult to carry out an 
accurate theoretical analysis of the device and predict 
its performance. 
A low resistance contact to the quantum well base 
requires a charge filled quantum well and thus the tra- 
ditional DBQW is not very suitable for this purpose. 
Therefore, a modified DBQW structure was proposed 
independently by Haddad et. al.’ and Schulman and 
Waldnerg. The structure makes use of a bound state 
to store charge in the well, hence the name Bound 
State Resonant Tunneling Transistor (BSRTT). Had- 
dad et. al.* also proposed the utilization of a stepped 
barrier to improve the device performance. Experi- 
mentally, a transistor of similar vintage was realized 
by Reed et. al. lo by using a p-type GaAs quantum well 
and superlattice wide-bandgap emitter and collector 
layers. Preliminary results on a unipolar version of 
the device were published earlier by us.ll We noted 
that the lack of gain in these devices was explained 
in terms of strong Fermi pinning in the extrinsic base 
region. In this paper we present results from a the- 
oretical analysis based on our current understanding 
of device operation and discuss details of the fabri- 
cation technology developed in our Laboratory for 
the realization of BSRTT. Experimental results will 
be presented showing a current gain (p) of 3 and a 
transconductance (g,,,) of 30 mS (40 x 40 pm2 de- 
vice area) in these transistors. These are preliminary 
results and improved performance is expected with 
improvements in fabrication technology. 
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2. Theoretical Model 
1. Self-Consistent Calculations of Device 
Characteristics 
The calculation of I-V characteristics is carried 
out by solving Poisson’s equation and Schriidinger’s 
equation self-consistently: Poisson’s equation is 
solved for the electrons outside the quantum well 
treated with the Thomas-Fermi approximation, and 
the bound-state electron concentration is calculated 
separately by solving the Schr5dinger equation in 
the quantum well. An interactive scheme is 
then employed to solve for the charge and the 
potential distributions for the entire structure within 
a prescribed tolerance. The details of the formulation 
are presented elsewhere. l2 Once the charge and 
potential distribution are found, a quasi-static 
analysis of the small signal parameters for a hybrid-a 
circuit model is used to evaluate the high-frequency 
performance of the device, which will be described in 
the next section. 
The device structure analyzed here is shown in 
Fig. 1. It consists of a Alo.soGao.rOAs/Ino.,sGao.,~As/ 
AlesoGaerOAs DBQW structure and a flat stepped 
AlGaAs barrier of 0.125eV (the band edge of GaAs 
electrode is taken to be at zero potential). The 
quantum well base is doped at 2 x 1018cm-s. 
The effective masses in the GaAs, Ale,soGae.reAs 
and InersGa,,rsAs regions are 0.067~, 0.092me 
and 0.056ms respectively. The calculated J, vs 
Vsz characteristics are shown in Fig. 2. For the 
structure in Fig. 1, the device exhibits a monotonic 
current increase with increasing base-emitter bias, 
corresponding to the solid line. This is because, for 
this particular structure, the second resonant energy 
level is close to the bandedge in the emitter region 
1 A' o.3Gao,A~ (30A) 
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Fig. 2 Collector current Jo ss a function of 
Vsz for two structures 1) with a 
80A quantum well (solid curve) and 2) 
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Fig. 3 Theoretical output characteristics of the 
BSRTT for various values of Vzz. 
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throughout the bias range. With a modified structure, 
for example with a narrower 70 A quantum well, 
we have obtained negative differential resistance by 
lifting the second resonant level shown by the dotted 
curve. The Jo vs Voz characteristics obtained for this 
structure, however, are different compared with the 
characteristics calculated from previous work without 
self-consistency.8 The currents do not saturate with 
increasing collector - emitter bias voltages with Vzz 
varying from OV to about O.lV as shown in Fig. 3. 
An examination of the device band structure (not 
shown here) shows that the second level is close to the 
breaking point of the stepped barrier for smaller Voz. 
When VC~ is increased to O.&XV (Vzz = 80 mV), the 
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second level in the well is about at the same level as 
the onset of the stepped barrier, resulting in a current 
peak. This is shown in Fig. 3. Further increase of VCE 
does not change the effective second barrier width to 
a significant extent, and the drop of current density is 
due to an off-resonance condition. It is believed that 
the inclusion of self-consistency in the calculations has 
modeled the effect of coupling between the input and 
output ports of the device. That is, varying VCE does 
affect the bandedges in the emitter and base regions 
and hence VBE. Therefore the base region is not 
kept equipotential for an applied base-emitter voltage. 
To model these effects accurately, a two-dimensional 
analysis would be required. 
Beyond V,, = O.lV, the device exhibits 
monotonic increase in current density with increasing 
VCE. This is because the bandedge in the emitter has 
passed the second level and the emitter electrons will 
not see a resonant level for this structure below the 
top of the barrier. The current density ripples in the 
above I-V characteristics are believed to result from 
quantum mechanical reflections due to the second and 
the stepped barrier. 
We note that our self-consistent calculations reveal 
strong feedback effects in the narrow quantum well 
base transistor, and the stepped barrier and the 
bound state charge is not adequate to offer good 
isolation between the emitter and the collector of 
the transistor. It is further noted that the I-V 
characteristics of the BSRTT are a very sensitive 
function of the energy band and geometric structure, 
as seen from our calculations. More systematic 
optimization.3 are to be conducted for the desired I-V 
characteristics for particular circuit applications. 
The Jc vs VCE characteristics in Fig. 3 seem to 
be attractive for a high-frequency negative resistance 
oscillator, as it presents a large peak to valley ra- 
tio (PVR) in current density and a large difference 
between the peak and valley voltages. However, at 
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higher VoE, the bound state electrons in the base 
may have significant tunneling through the effective 
stepped barrier to the collector. This mechanism ehoult 
be balanced by scattering of the incoming electrons 
from the emitter and the base contact to build up a 
dynamic equilibrium for the steady-state case. Both 
mechanisms are not yet included in our model. There- 
fore, it is not possible at this point to determine the 
magnitude of the maximum voltage swing, which is 
essential to generate significant amounts of power.‘$ 
2. Evaluation of High-Frequency Performance 
The BSRTT has superior high-frequency potential 
despite the difficulties in the device design and 
fabrication. In the following, a simplified hybrid-r 
model is used to estimate the device’s current-gain 
cutoff frequency fr. The values of the device 
transconductance (g,) and the capacitances are 
typical ones obtained for the device calculations 
described in the previous section. 
The hybrid-r circuit model for the BSRTT is 
shown in Fig. 4 where R, is the small-signal baee 
resistance which accounts for the charging and 
discharging effects of the capacitance between the 
emitter and the base. R.,b is the scattering base 
resistance, which represents the DC base current 
due to various scattering mechanisms (R,eb has been 
neglected in our calculations, i.e. RIcb -+ oo). g, 
is the transconductance - -&$I,_. The current 
transport in the circuit model is r$resented by the 
voltage-controlled current source, g,V 
8I 
-IBE and the 
collector resistance & = 
(fl) . 
Since the 
BSRTT has bound state chargezd a second level 
in the base, g, and the differential capacitances may 
be negative for certain bias ranges. The negative 
transconductance is seen from the Jc vs Van curves 
in Fig. 3. The capacitances are defined as 
b 
E 
Fig. 4 Equivalent circuit of the BSRTT. 
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c WEE WBC BE = - and Cso = - . 
avBE avBC 
In our calculations of the capacitances, aQBE and 
a&c include changes of the charge at both sides of 
the barriers including the bound-state charge. The 
contact resistances and the electrode resistances are 
not included in this device intrinsic model. 
The fr of the BSRTT is calculated to be 
fT = 2_ J 1 - d& 27r R:&ic - (CBE + CBC)*] ’ 
Assuming negligible scattering in the base, g:Ri;, >> 
1 and 
fT = 
I sm I 
2’= C;s + ZCBECBC 
Using the largest value of g, calculated for this struc- 
ture, fr is estimated to be about 3 THz. 
3. Experiment 
Epitaxial Growth and Device Fabrication 
The device structures were grown by molecular 
beam epitaxy (MBE) on semi-insulating GaAs 
substrates at 600” C. The device structure is shown 
in Table I. 
The MBE grown layers were processed into three 
terminal devices using standard photolithography and 
a combination of wet chemical and reactive-ion-etching 
(RIE) for mesa formation. As mentioned in our earlier 
work” Fermi pinning in the extrinsic base region is a 
major performance limiting factor. To overcome this 
problem we have developed a self-aligned technology 
for making the base contact. A highly selective dry 
etch was developed in our laboratory that allows us to 
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selectively etch GaAs and stop on thin AlGaAs or In- 
GaAs layers. By carefully controlling the etch param- 
eters we can control the etching in the lateral direction 
giving desired separation between the emitter mesa 
and the base ohmic contact, thus reducing surface 
depletion effects. We have also developed an ohmic 
process that gives us low resistance contacts and shal- 
low diffusion of ohmic material into the epilayers. The 
second criterion is very important because of the ex- 
tremely thin nature of the base. The ohmic metal- 
lization consists of Pd(5OOA)/Ge(1200A)/Ti(5OOA)/ 
Al(lOOOA) and the annealing was done in a Nr atmo 
sphere at 325°C for 2 minutes. 
4. Results and Discussions 
We have measured both two terminal and three 
terminal DC I-V characteristics of the transistors for 
various values of base doping and extended barrier 
thicknesses, on the collector side. The doping in 
the base was varied from nominally undoped to 
101Qcm-3 and the extended barrier thickness from 
3OOA- 8OOA. Due to limitations of space we limit our 
discussions to qualitative features of the two terminal 
measurements. When a bias is applied between the 
emitter and collector terminals with the base terminal 
open, most devices exhibit diode behavior showing the 
characteristic negative differential resistance (NDR) 
feature. In general, the NDR feature is the strongest 
in devices with no doping in the base and gradually 
decreases with increased doping. Also, the NDR 
is more likely to be seen in a smaller area device 
on the same wafer. The weakening of the NDR 
feature with increased base doping may be a result 
of charge scattering with equilibrium electrons and 
ionized impurities in the base. The peak to valley 
ratios (PVR) are always small, the highest PVR 
measured being 1.8 at room temperature in a device 
with a base doping of 101gcm-3. 
The two-terminal I-V characteristics have also 
been studied as a function of extended barrier 
thickness. In our measurements the emitter is usually 
grounded and the collector side is biased. A positive 
voltage on the collector electrode is termed forward 
bias and a negative voltage is termed reverse bias. 
By looking at the device band diagram in Fig. 1, 
one tends to think intuitively that charge injection 
should be easier under positive bias. Surprisingly, the 
opposite is observed in our measurements implying 
easier charge injection from the collector side with a 
slight negative bias as evidenced by a rather quick 
current turn-on in the reverse direction. Also, the 
current turn-on in the reverse direction occurs at 
a smaller voltage with increasing extended barrier 





Fig. 5 Experimental output characteristics of 
the BSRTT for various values of VBE. 
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thickness. Our recent theoretical calculations confirm 
this to be true. 
Typical common-emitter characteristics of a 
BSRTT are shown in Fig. 5. The device structure 
in this case consisted of stepped barriers on 
either side of the DBQW structure. The emitter 
side extended barrier was doped to 10ITcm-S to 
facilitate the formation of ohmic contact to the base 
region. About ZIOA of this n-AlGaAs was removed 
chemically before the base contact wsa made. The 
output characteristics clearly show the modulation 
of collector current with changing bias across the 
emitter-base junction. We measured a maximum 
current gain of 3 and transconductance (g,,,) of 30 mS. 
We believe that the performance can be significantly 
improved if the process parameters are fine tuned. As 
mentioned earlier we make use of the lateral etching 
of our selective reactive-ion-etch to achieve desired 
separation between the base contact and the emitter 
mesa to overcome Fermi pinning in the extrinsic base. 
Scanning electron microscope studies of the processed 
device revealed that this separation was about 0.7 pm, 
much larger than the desired value of about 0.2 pm. 
This also accounts partially for the observed lack of 
collector current saturation in Fig. 5. As discussed 
earlier the absence of collector current saturation 
is also predicted by our theoretical model although 
for very different reasons. The analysis indicates 
significant charge movement from the quantum base 
as a function of collector potential resulting in the 
suppression of the shielding property of the base. It 
is highly likely that both the theoretically predicted 
space-charge effects and fabrication related surface 
Fermi pinning are responsible for the observed lack 
of current saturation and relatively low gain. 
In order to explore these issues further we increased 
IC 
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Fig. 6 Experimental output characteristics of 
the BSRTT showing negative differential 
resistance for large VCE. 
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the collector voltage and observed the output char- 
acteristics under large bias. If the bese were really 
shielding, one should not observe NDR features in the 
output curves. But, as can be seen in Fig. 6 strong 
NDR is seen in the output characteristics of these 
devices. These curves were obtained from a smaller 
area device. Although we observe NDR in larger area 
devices also, the effects were much weaker. This is not 
surprising since surface Fermi pinning is stronger in 
small area devices. This is also in agreement with 
our two-terminal measurements where we observed 
stronger NDR features in devices with lightly doped 
quantum wells and smaller areas. This indicates that 
bound-state equilibrium electron scattering may be a 
significant factor in electron scattering in the base. 
5. Conclusions 
By using selective reactive-ion-etching and self- 
aligned technology we have fabricated bound-state res- 
onant tunneling transistors which show a finite cur- 
rent gain (p = 3) and transconductances in excess of 
30 mS. The collector currents do not saturate. This is 
in agreement with our self-consistent analysis of the 
device performance which shows that the bound state 
charge is inadequate for shielding the emitter from the 
collector side. 
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